

Title	Page
Cover Sheet	1
Block Diagram / Device Map / GPIO Table / Clock Distribution	2
CPU-CLK / Control / MISC / PEG ,CPU-Memory	6 ,7
CPU-Power,CPU-GND	8 ,9
DDR III DIMM 1 / 2,DDR III DIMM 3 / 4	10,11
CLK GEN4100	12
PCH-PCI / E / DMI / USB / CLK	13
PCH-SATA / HOST / FAN / GPIO / VGA	14
PCH-SMB / LPC / AUDIO / RTC / RST	15
PCH-POWER,GND / NVRAM	16,17
SIO-Fintek F71889F / KB / FDD	18
PCIE x16 & x1 Slots	19
PCIEx8 / Pericom switch	20
PCIEx4 / Pericom switch	21
PCI Slot 1 & 2	22
1394 Controller - VT6315N-CD	23
JMB-363 SATA X2 / IDE X1	24
JMB-322 SATA to HW-SATA	25
LAN - INTEL HANKSVILLE	26
LAN-RTL8111DL	27
Audio Codec ALC889	28
VGA / DVI transfer	29,30
SATA / FAN Control,USB Connector	31,32
ACPI Controller UPI	33
CPU_VTT - ISL6334 2-Phase	34
GPU Power - ISL6334 1-Phase	35
DDR Power - ISL6334 2-Phase	36
PCH Power - ISL6334 2-Phase	37
VRD11.1 - UP6208 8-Phase,(Dr.Mos)	38,39
ATX F_Panel / EMI / TPM	40
Power Meter / W604GPIO CTL,CPU / PCH XDP	41,42

MS-7581

Ver: 0A

uATX(244mm X 244mm)

CPU:

INTEL -HAVENDALE/Lynnfied LGA 1156

System Chipset:

INTEL-IBEXPEAK PCH

OnBoard Chipset:

Clock Gen:IDT 4100

HD Audio Codec:RTL889

LAN:Intel integrated Hanksville 10/100/1000 NIC

SIO:FIN71889

Flash ROM: 32 Mb SPI (CHIP)

Main Memory:

DDRIII (1066/1333MHz) * 4 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X8) Slot * 1

PCI Express (X1) Slot * 1

PCI Slot * 1

PWM:

Controller:ISL6334 (4-Phase 95W)

Controller:ISL

ACPI:

INTERSIL

Other:

SATA(SATA2-300MB/s) *4

USB2.0 *14 (Rear*6 Front*4 Intrenal *4)


DISPLAY PORT*1

VGA PORT *1

PRINT Header *1

COM PORT *1

COM Header *1



www.schematic-x.blogspot.com

DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 2 CH-A	10100000B	MEM_MA0_CLK_H0/L0
		MEM_MA0_CLK_H1/L1
		MEM_MA0_CLK_H2/L2
DIMM 4 CH-A	10100010B	MEM_MA1_CLK_H0/L0
		MEM_MA1_CLK_H1/L1
		MEM_MA1_CLK_H2/L2
DIMM 1 CH-B	10100001B	MEM_MB0_CLK_H0/L0
		MEM_MB0_CLK_H1/L1
		MEM_MB0_CLK_H2/L2
DIMM 3 CH-B	10100011B	MEM_MB1_CLK_H0/L0
		MEM_MB1_CLK_H1/L1
		MEM_MB1_CLK_H2/L2

PCI Config.

DEVICE	MCP1 INT Pin	REQ# / GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INT#E PCI_INT#F PCI_INT#G PCI_INT#H	PCI_REQ0# PCI_GNT0#	AD16	CLK33M_PCISLOT_J20
TPM				LPCCLK0
SIO				LPCCLK1

TABLE 9-1
USB PORT MAPPING (SUBJECT TO CHANGE)

Controller	Port	Destination	Fused	ESD Pads	Bulk Cap	Over-Current Detection
UHCI #1, EHCI #1	Port 0	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
	Port 1	Internal (Ready Boost - P151)	Yes	Yes	No	Yes
UHCI #2, EHCI #1	Port 2	Internal (Media Reader - P150)	Yes	Yes	No	Yes
	Port 3	Internal (Media Reader - P150)	Yes	Yes	No	Yes
UHCI #3, EHCI #1	Port 4	Front I/O	Yes	Yes	No	Yes
	Port 5	Front I/O	Yes	Yes	No	Yes
UHCI #4, EHCI #2	Port 6	Front I/O	Yes	Yes	Yes	Yes
	Port 7	Front I/O	Yes	Yes	Yes	Yes
UHCI #5, EHCI #2	Port 8	Rear I/O	Yes	Yes	Yes	Yes
	Port 9	Rear I/O	Yes	Yes	Yes	Yes
UHCI #6, EHCI #2	Port 10	Rear I/O	Yes	Yes	Yes	Yes
	Port 11	Rear I/O	Yes	Yes	Yes	Yes
UHCI #7, EHCI #2	Port 12	Rear I/O	Yes	Yes	Yes	Yes
	Port 13	Rear I/O	Yes	Yes	Yes	Yes

PCI RESET DEVICE

IBEXPEAK	
Signals	Target
PCIRST#	PCISLOT1
PE_RST#	TPM_RST#
PE_RST#	LPC/SIO



Pin				IBEXPEAK GPIO DEFINITION	
				Fractina	Implementation
AK41	GPIO0	MAIN	I	BMBSY#	Pull-up to +3.3V and connect to the PECL_REQ# pin (TBD) on the SIO
AL14	GPIO1	MAIN	I	IACH1	Through a 0Ω series resistor, connect to one of the front fan's TACH interface circuit.
AU8	GPIO2	MAIN	I	PCI_IRQ#	See PCA Spec
AH7	GPIO3	MAIN	I	PCI_IRQ#	See PCA Spec
AP12	GPIO4	MAIN	I	PCI_IRQ#	See PCA Spec
AW4	GPIO5	MAIN	I	PCI_IRQ#	See PCA Spec
AV11	GPIO6	MAIN	I	IACH2	Pull-up to +3.3V and connect to P52 pin 12. The COMM_B assembly connects pin 12 directly to GND
AY11	GPIO7	MAIN	I	IACH3	Through a 0Ω series resistor, connect to one of the front fan's TACH interface circuit.
AK30	GPIO8	RESUME	O	IOG_EN#	Reserved
AL28	GPIO9	RESUME	I	OC5	Associated with USB port05 powerwell. For ICH debug purposes, each USB_OC# signal must be accessible for probing.
AL30	GPIO10	RESUME	I	OC6	Pull-up to +3.3VSB and pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
AL31	GPIO11	RESUME	I	SMBALERT#	Pull-up to +3.3VSB. It is always enabled as a wake event.
AU34	GPIO12	RESUME	I	LAN_DISABLE#	Follow implementation in Intel Picton Design Guide
AR16	GPIO13	RESUME	I	IO_PME	Pull-up to +3.3V SB and connect to P151-pin 10; also add a no-installed pulldown to the net.
AM30	GPIO14	RESUME	I	OC7	Pull-up to +3.3VSB and connect to the SMI pin on the SIO
AY36	GPIO15	RESUME	I	PCH_GP15	Reserved
AM39	GPIO16	RESUME	O	SATA4CP	Follow implementation in Intel Picton Design Guide
AW11	GPIO17	MAIN	I	IACH0	Through a 0Ω series resistor, connect to one of the front fan's TACH interface circuit.
AM39	GPIO18	MAIN	I	PCIECLKREQ1#	Through a 1KΩ series resistor, pull-up to +3.3V and connect to E15-pin 1.
AM38	GPIO19	MAIN	I	SATA1CP	Pull-up to +3.3V and pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
AP38	GPIO20	MAIN	I	PCIECLKREQ2#	
AP37	GPIO21	MAIN	I	SATA0CP	Pull-up to +3.3V and connect to P23-pin 4.
AN41	GPIO22	MAIN	I	SCLOCK	Pull-up to +3.3V and connect to P150-pin 10
AP14	GPIO23	MAIN	I	LDRQ1#	Pull-up to +3.3V and connect to the PCI SLOT Riser Detect circuit.
AR34	GPIO24	RESUME	O	MEMLED	Through a 1kΩ series resistor, pull-up to +3.3VSB and connect to P125-Pin 1
AP33	GPIO25	RESUME	I	PCIECLKREQ3#	
AW37	GPIO26	RESUME	I	PCIECLKREQ4#	
AP37	GPIO27	RESUME	O	OD_PLL_VR_EN	
AY40	GPIO28	RESUME	O	PCH_GP28	Reserved
BA35	GPIO29	RESUME	O	SLP_LAN#	Connect to a circuit used to force the 3.3V_CL rail on.
AT37	GPIO30	RESUME	I	SUS_PWR_ACK	
AP40	GPIO31	MAIN	I	ACPRESENT	TBD. For now connect to a Test Point
AL40	GPIO32	MAIN	O	PCH_GP32	Through a 1kΩ series resistor, pull-up to +3.3V and connect to P1-pin 20.
AT16	GPIO33	MAIN	O	PCH_GP33	Through a 1kΩ series resistor, pull-up to +3.3V and connect to pin 1 of Jumper E1.
AT40	GPIO34	MAIN	O	SP_PCH	Pull-down to GND and connect to P124-pin 2. Decouple with 0.1μF
AR41	GPIO35	MAIN	O	SATACLKREQ#	Pull-up to +3.3V and pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
AK39	GPIO36	MAIN	I	SATA2CP	Pull-up to +3.3V and pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
AR38	GPIO37	MAIN	I	SATA3CP	Pull-up to +3.3V and connect to P126-pin 16
AM38	GPIO38	MAIN	I	SLOAD	Through a series 1K resistor, connect to P5-pin 9 and pull-up to +3.3V
AL39	GPIO39	MAIN	I	SATA0OUT0	Pull-up to +3.3V and connect to top-layer ring of PCA mounting hole used for SFF Basepan detect feature.
AT30	GPIO40	RESUME	I	OC1	Using an 8.2KΩ resistor, pull-down to GND and connect to E46-pin 2
AK28	GPIO41	RESUME	I	OC2	Associated with USB port2 powerwell. For ICH debug purposes, each USB_OC# signal must be accessible for probing.
AP30	GPIO42	RESUME	I	OC3	Associated with USB port3 powerwell. For ICH debug purposes, each USB_OC# signal must be accessible for probing.
AP31	GPIO43	RESUME	I	OC4	Associated with USB port4 powerwell. For ICH debug purposes, each USB_OC# signal must be accessible for probing.
AW38	GPIO44	RESUME	I	PCIECLKREQ5#	
AY36	GPIO45	RESUME	I	PCIECLKREQ6#	
AP36	GPIO46	RESUME	I	PCIECLKREQ7#	
AY39	GPIO47	RESUME	I	PEG_A_CLKREQ#	
AC38	GPIO48	MAIN	I	SATA0OUT1	Pull-up to +3.3V and connect to P24-pin 10
AC40	GPIO49	MAIN	O	SATA3CP	Pull-up to +3.3V and pull-down to GND. See PCA spec to determine the stuffing requirements for these resistors.
AK35	GPIO50	MAIN	I	PCH_GP50	Use as REQ1#.
AY4	GPIO51	MAIN	O	PCH_GP51	Use as GNT1#.
AY4	GPIO52	MAIN	I	PCH_REQ2#	Pull-up to +3.3V
BA9	GPIO53	MAIN	O	PCH_GNT2#	Connect to TP
AM8	GPIO54	MAIN	I	PCH_REQ3#	Through a 8.2KΩ series resistor, connect to P14-pin 2 and pull-down to GND.
AM3	GPIO55	MAIN	O	PCH_GNT3#	
AW35	GPIO56	RESUME	I	PEG_B_CLKREQ#	Connect to circuit that controls the amplifier's output.
AL32	GPIO57	MAIN	I	PCH_GP57	Pull-up to +3.3VSB.
AY31	GPIO58	RESUME	O	SML1CLK	
AD31	GPIO59	RESUME	I	OC8	Associated with USB port0 powerwell. For ICH debug purposes, each USB_OC# signal must be accessible for probing.
BA33	GPIO60	RESUME	O	SMBALERT#	
AK31	GPIO61	RESUME	O	SUS_STAT#	Power Down for external TPM
AM31	GPIO62	RESUME	O	SUSCLK	SUSCLK to SIO
AU36	GPIO63	RESUME	O	SLP_S#	Connect to USB Power Control on SIO
AD10	GPIO64	MAIN	O	CLKOUTFLEX0	
AK1	GPIO65	MAIN	O	CLKOUTFLEX1	
AB6	GPIO66	MAIN	O	CLKOUTFLEX2	
AL3	GPIO67	MAIN	O	CLKOUTFLEX3	
AY34	GPIO72	RESUME	I	PCH_GP72	Through a series 1KΩ resistor, pull-up to +3.3VSB and connect to P5-pin 10.
AN35	GPIO73	RESUME	I	PCIECLKREQ0#	
AY32	GPIO74	RESUME	O	SML1ALERT#	
AR31	GPIO75	RESUME	O	SML1DATA	


SIO9 PIN ASSIGNMENT (UPDATE PENDING)			
Pin	Pin Name	Function	Implementation
1	PWRBTN#	PWRBTN#	Connect to front panel header's power button pin
2	SLP_S3#	SLP_S3#	Connect to ICH10's SLP_S3# signal
3	SLP_S5#	S4_STATE#	Connect to ICH10's S4_STATE# signal
7	PDS_EN	CPU_FAN_TACH	Connect to the CPU fan tach interface
8	COLOR	LED_PWR_COLOR	Controls the Power LED color
10	PWBTOUT#	PWRBTN_OUT#	Connect to ICH PWRBTN# input
11	PS_ON#	PS_ON#	Connect to the appropriate power supply circuit
13	BLINK_GR	LED_PWR_BLINK	Connect to PS.2 through 68 ohm series resistor.
14	SIOPME#	RING#	Connect to ICH8 R1#
17	CLAMP_CTRL	CLAMP_CNTL	Use for clamping PCA voltage rails to decrease rail decay time
28	SMBISCL	SMB_CLK_MAIN	Connect to the clock signal of the main powered system SMBus
29	SMB2SCL	SMB_CLK_STDBY	Connect to the clock signal of the standby powered system SMBus
33	GPRSTZ#	PCI_EXP_RST#	Use to reset all the PCIe devices and slots
34	FANPWM2	CHAS_FAN_PWM	Connect to the Chassis Fan PWM interface
35	GPIO25	PWM_IN	Connect to the ICH10's PWM0 output - NEW for Eaglelake
36	PME_IN#	P_PME#	Connect to the PME# pin of the ICH10
37	USB_PWR#	USB_PWR#	Input to USB Power control; connect to the ICH10's SLP_S5# signal
38	3V_SW_MAIN#	3V_DUAL_CNTL	Connect to control inputs of dual rail switches
39	EVENT6#	PCI_EXP_WAKE#	Connect to WAKE# pins of PCIe devices and slots
47	PDS_EN2	PDS_EN2	Use as control signal for appropriate voltage regulators
48	CPU_PRNTI#	SKTOCC#	Connect to SKTOCC# on CPU
49	WAKE_OUT#	ICH_WAKE#	Connect to the ICH10's WAKE# input
50	GPIO14	HOOD_LOCK#	Connect to P124 pin 1 and a 2.2K pull-up to +5V.
51	GPIO16	HOOD_UNLOCK#	Connect to P124 pin 6 and a 2.2K pull-up to +5V.
53	AUDIO_BEEP	DIAG_BEEP	Connect to the system's integrated audio solution
54	FANPWM1	CPU_FAN_PWM	Connect to the CPU fan's PWM circuit
55	GPIO35	PECL_REQ#	Connect to the ICH10's BM_BUSY# signal - New for Eaglelake; C#/C4 support.
56	HD_LED_IN#	SATA_LED#	Connect to the ICH10's SATA_LED# output signal
58	HMSCL	HLTH_MON_CLK	Connect to CLK pin on SensorBus device
59	HMSDA	HLTH_MON_DAT	Connect to DAT pin on SensorBus device
60	GPIO10	FLPY_DRVEN	Use in floppy implementation
61	HD_LED_OUT#	HD_LED#	Connect to the front panel HDD LED
100	SMB1SDA	SMB_DATA_MAIN	Connect to the data signal of the main powered system SMBus
101	SMB2SDA	SMB_DATA_STDBY	Connect to the data signal of the standby powered system SMBus
102	5V_USB_MAIN#	5V_USB_MAIN#	Connect to the control pin of the 5V_DUAL circuit.
103	GPIO41	PS_FAN_TACH	Where applicable, connect to power supply's fan tach circuit.
104	FANPWM3	PS_FAN_PWM	Where applicable, connect to the power supply's fan PWM circuit
105	PWRGD_01	PWRGD_30MS	Use for appropriate system board sequencing
106	PWRGD_02#	PWRGD_50MS#	Use for appropriate system board sequencing
110	FAN_TACH4	CHAS_FAN_TACH	For systems with a chassis fan, connect to the chassis fan TACH circuit
111	SM1#	LPC_SM1#	Connect to appropriate ICH10 SMI-capable GPIO, reference ICH10 GPIO matrix
120	R12#	R12#	Where applicable, connect to appropriate serial port pin
122	DCD2#	DCD2#	Where applicable, connect to appropriate serial port pin
123	SIN2	SIN2	Where applicable, connect to appropriate serial port pin
124	SOUT2	SOUT2	Where applicable, connect to appropriate serial port pin
125	DSR2#	DSR2#	Where applicable, connect to appropriate serial port pin
126	RTS2#	RTS2#	Where applicable, connect to appropriate serial port pin
127	CTS2#	CTS2#	Where applicable, connect to appropriate serial port pin
128	DTR_BOUT2#	DTR2#	Where applicable, connect to appropriate serial port pin



MICRO-STAR INT'L CO.,LTD





MS-7581

Size C Document Description
GPIO Table
Date: Friday, October 17, 2008 Sheet 4 of 48 Rev DA



CFG 0-5 HAVE INTERNAL PULL-UPS			
CFG	H	L	DESCRIPTION
0	SEE PEG CONFIG TABLE		PEG SEL0
1	SEE PEG CONFIG TABLE		PEG SEL1
2	SEE PEG CONFIG TABLE		PEG SEL2
3	NORM	REVERSED	PEG LANE REVERSAL
4	DISABLE	ENABLED	DP PRESENCE
5			

PEG CONFIG TABLE			
SEL2	SEL1	SEL0	PCIE CONFIG
1	1	1	1 X 16
1	1	0	2 X 8





MICRO-STAR INT'L CO.,LTD

MS-7581

Size Custom Document Description CPU-CTRL/CLK/MISC

Date: Friday, October 17, 2008 Sheet 6 of 48



recommended that a 3.01K +/- 5% pull down resistor be placed for Lynnfield pin CFG[7] to improve PCI Express jitter.

Intel recommends customers not to test for PCI-E Express 2.0 Jitter specification compliance for ES1 samples.

demo board no connect

Demo board 1.1 change


Break-out:10mil width, 6 mil space
Other Area:10mil width, 15 mil space






MICRO-STAR INT'L CO.,LTD


MS-7581

Size	Description	Rev
Custom	CPU-Memory	0A
Date:	Friday, October 17, 2008	Sheet 7 of 48






DDRIII DIMM_A1




UPI VOLTAGE CONSOLE(3+1)

2.083325V



DDRIII DIMM_A2



MICRO-STAR INT'L CO.,LTD


MS-7581

Size	Document Description
Custom	PPP3 Chord A PPP412

Custom	DDR3 Channel-A DIMM1/2			SA
Date: Friday, October 17, 2008	Sheet	10	of	48

DDR3 DIMM_B1

DDR3 DIMM_B2



Vref-DQ : Reference voltage for DQ0-DQ63, CB0-CB7 and PAR_IN. When in single ended mode used for DQS0-DQS7.

Vref-CA : Reference voltage for A0-A15, BA0-BA2, RAS#, CAS#, WE#, S0#, S01#, CEK0, CEK1, ODT0 and ODT1.

RESET#(Output) : A synchronously forces all registered output LOW when RESET# is LOW. This signal can be used during power up to ensure that CEK is LOW and DQs are High-Z.


—SMBCLK_DDR— <<SMBCLK_DDR 10
—SMBDATA_DDR— <<SMBDATA_DDR 10





MICRO-STAR INT'L CO.,LTD


MS-7581



Size	Document Description	Rev
Custom	DDR3 Chnel-B DIMM3/4	0A
Date: Friday, October 17, 2008	Sheet 11 of 48	


















PCI_Express X16 Slot



PCI_Express X8 Slot
(Share with PCI_E x16 Slots)



Digital Switch SEL pin		SLI function	
SEL (DualX8 Enable)	Output	X8 SW	PCI-E Slot 1/2
Low	B1	Low	X8 / X8
Hi	B2	Hi	X16





MICRO-STAR INT'L CO.,LTD

MS-7581

Size Custom	Document Description PCIEx8/Pericom switch	Rev 0A
----------------	--	-----------



Date: Friday, October 17, 2008	Sheet 20 of 48
--------------------------------	----------------

PCI_Express X4 Slot
(Share with PCI_E x1 Slots)



Digital Switch SEL pin	SLI function
0	SLI Disabled
1	SLI Enabled

SEL (DualX8_Enable)	Output	X4 SW	PCI-E Slot 1/2
Low	B1	Low	X4
Hi	B2	Hi	X1 / X1




MICRO-STAR INT'L CO.,LTD

MS-7581

Size Custom	Document Description PCIe x8/Pericom switch	Rev 0A
Date: Friday, October 17, 2008		Sheet 21 of 48

PCI SLOT 1 (PCI VER: 2.2 COMPLY)



IDSEL = AD16


MASTER = PREQ#0

PIRQ#A

13 AD[31..0] << AD[31..0]

13 C_BE#3..0 << C_BE#3..0

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




IDSEL = AD17


MASTER = PREQ#1

PIRQ#B

PCI PULL-UP / DOWN RESISTORS



PCI SLOT DECOUPLING CAPACITORS





MICRO-STAR INT'L CO.,LTD


MS-7581

Size	Document Description	Rev
Custom	PCI Slot 1 & 2	0A
Date: Monday, October 20, 2008	Sheet 22 of 48	



1394 CONTROLLER





close to chip of all Cap.



close to chip of all Cap.



Front 1394 pin header






MICRO-STAR INT'L CO.,LTD


MS-758

Size Custom	Document Description 1394 Controller - VT6315N-CD	Rev 0A
Date: Monday, October 20, 2008		Sheet 23 of 48


JMB322 - H/W RAID CONTROLLER A













$$V_o = V_{ref}(1+R_2/R_1) + I_{adj} \times R_2$$





+1.2V LAN







Video Connector




(Share PCI_E x4 form PCI_E x16 Slots)







FAN initial Speed setting(PIN3)

FAN Speed rate	I2C Address	FAN Type	R89
60%	0x5A	DAC	NC
100%	0x5C	DAC	200K
60%	0x5C	PWM	10K
100%	0x5A	PWM	2.2K



FAN-COUNTROL CIRCUIT







MICRO-STAR INT'L CO.,LTD




MS-7581

Size Custom	Document Description SATA & e-SATA Ports and Fan Control	Rev 0A
Date: Friday, October 17, 2008		Sheet 31 of 48

Rear USB Connector




Front USB Connector



MICRO-STAR INT'L CO.,LTD			
MS-7581			
Size	Document Description	Rev	
Custom	USB Connectors-14port	0A	
Date: Friday, October 17, 2008		Sheet	32 of 48

VTT_PWRGD LEVEL SHIFT



Tripple=5.8A
5.08*2=10.16A>5.8A


CPU_VTT
30A

Dr. Mos


Dr. Mos

H:1.1
L:1.05

PSI
H: 0.8V
L: 0.4V




VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	VOLTAGE
0	0	0	1	0	0	1	0	1.50000



$$1.8A \cdot 4 + 2.5A + 0.75A = 10.75A$$


```
Iripple=2.63A
5.7*2*1=11.4A>2.63A
```

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




CLOSED NB POWER PIN26

DDR Sensor I2C ADDR=66



MS-7581

Size Custom	Document Description DDR POWER - ISL6334 2-Phase	Rev 0A
Date: Monday, October 20, 2008	Sheet 36 of 48	



VRMPWRGD LEVEL SHIFT

CPU_VTT VCCP 3VSB VCC3

R332 1K/4 R192 X_4.7K/4 R160 10K/4 R164 1KST/4 R167 100K/4 C95 X_0.1u/25V/4 C94 X_1u/6.3V/4

VRM_PGDR VVRM_PGD

Q20

NN-CMKT3904









Diagram illustrating the 8P4R-0R connector pinout and its connection to the demo board used.





Connector Pinout (8P4R-0R):

- Pin 1: CPU_VTT
- Pin 2: H_VID2_L
- Pin 3: H_VID2_R
- Pin 4: H_VID3_L
- Pin 5: H_VID3_R
- Pin 6: H_VID0_L
- Pin 7: H_VID0_R
- Pin 8: H_VID0_R

Connections to Demo Board (R793, R795, R797, R799, R801, R803, R805, R792, R794, R796, R798, R800, R802, R804):



- R793: X 1K/4
- R795: X 1K/4
- R797: 1K/4
- R799: X 1K/4
- R801: 1K/4
- R803: 1K/4
- R805: 1K/4
- R792: H_VID7_R
- R794: 1K/4
- R796: X 1K/4
- R798: 1K/4
- R800: X 1K/4
- R802: X 1K/4
- R804: X 1K/4

demo board Used





Up6208 VRD11.1 POWER CKT

POWER WATTAGE MONITOR



V1, V2 trace length不可拉太長,
LMV772MAX放在near PWM IC





For Power team test only



MICRO-STAR INT'L CO.,LTD


MS-7581

Size Custom	Document Description VRD11.1 - UP6208 8-Phase	R
Date: Monday, October 20, 2008		Sheet 38 of 48




MICRO-STAR INT'L CO.,LTD			
MS-7581			
Size	Document Description	Rev	
Custom	UP6208 8-Phase(Dr.Mos)	0A	
Date: Friday, October 17, 2008	Sheet	39	of 48

ATX POWER CONNECTOR




TURBO BUTTON




POWER ON BUTTON

LED shine:S0 ~ S5




RESET BUTTON



LED shine:S0







POWER LED(S0/S3)




DOC BUTTON




DEBUG LED




FRONT PANNEL



LED (for Fintek 71882)



TPM



MICRO-STAR INT'L CO.,LTD


MS-7581

Size Custom	Document Description ATX PWR-Connector & Front Panel & EMI	Revisions
Date: Monday, October 20, 2008		Sheet 40 of 48


Reserve debug port 5020




CPU XDP CLOCK



PCH XD




PCH XDP PWRGD/RESET




Simulation




Optical Fiducial Marks-120



Optical Fiducial Marks-100



Mounting Holes



MICRO-STAR INT'L CO.,LTD

MS-7581

Size Custom	Document Description CPU/PCH XDP	Revisions (0)
Date: Friday, October 17, 2008		Sheet 42 of 48